[prev in list] [next in list] [prev in thread] [next in thread] 

List:       qemu-ppc
Subject:    [PULL 21/41] hw/char/pl011: Restrict MemoryRegionOps implementation access sizes
From:       Philippe Mathieu-Daudé <philmd () linaro ! org>
Date:       2023-08-31 12:56:23
Message-ID: 20230831125646.67855-22-philmd () linaro ! org
[Download RAW message or body]

The pl011_read() and pl011_write() handlers shift the offset
argument by 2, so are implemented on a 32-bit boundary.

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20230710175102.32429-2-philmd@linaro.org>
---
 hw/char/pl011.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/hw/char/pl011.c b/hw/char/pl011.c
index 77bbc2a982..73f1a3aea2 100644
--- a/hw/char/pl011.c
+++ b/hw/char/pl011.c
@@ -358,6 +358,8 @@ static const MemoryRegionOps pl011_ops = {
     .read = pl011_read,
     .write = pl011_write,
     .endianness = DEVICE_NATIVE_ENDIAN,
+    .impl.min_access_size = 4,
+    .impl.max_access_size = 4,
 };
 
 static bool pl011_clock_needed(void *opaque)
-- 
2.41.0


[prev in list] [next in list] [prev in thread] [next in thread]