[prev in list] [next in list] [prev in thread] [next in thread] 

List:       qemu-arm
Subject:    Re: [PATCH v4 6/7] target/arm: Honor the HCR_EL2.TPU bit
From:       Peter Maydell <peter.maydell () linaro ! org>
Date:       2020-02-28 16:25:54
Message-ID: CAFEAcA_8yawDBorweYE1vQ-eqwnQJrUVWJrFCE44hH0gT3YWUQ () mail ! gmail ! com
[Download RAW message or body]

On Tue, 25 Feb 2020 at 18:08, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> This bit traps EL1 access to cache maintenance insns that operate
> to the point of unification.  There are no longer any references to
> plain aa64_cacheop_access, so remove it.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
> v4: Fix el0 fallthru (pmm).
> ---

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM


[prev in list] [next in list] [prev in thread] [next in thread]