[prev in list] [next in list] [prev in thread] [next in thread] 

List:       openocd-development
Subject:    Re: [OpenOCD-devel] FPGA OpenOCD Integration
From:       Matthias Welwarsky <matthias () welwarsky ! de>
Date:       2018-03-11 9:24:57
Message-ID: 2114733.sjsknvZLCR () linux-5nlr ! menet
[Download RAW message or body]

On Dienstag, 6. M=E4rz 2018 15:00:05 CET Shane R wrote:
> I have a snickerdoodle board <http://krtkl.com/> and I'm interested in
> integrating OpenOCD with custom IP that I can create in the FPGA.  The
> question that I have is what are the requirements for implementing the
> VHDL...what does OpenOCD expect the hardware side to implement?
> =

> I'm aware that the ZY1000 has done something similar and I was just
> wondering if there exists documentation that explains the hardware
> requirements.  If OpenOCD treats my hardware as a black box, then what are
> the inputs to the hardware (VHDL) and what are the expected outputs from
> the hardware (VHDL) back to OpenOCD?

What are you actually trying to do? A JTAG probe? Then have a look at the H=
LA =

adapter drivers like stlink, or the CMSIS-DAP driver.

BR,
Matthias

> =

> Shane



---------------------------------------------------------------------------=
---
Check out the vibrant tech community on one of the world's most
engaging tech sites, Slashdot.org! http://sdm.link/slashdot
_______________________________________________
OpenOCD-devel mailing list
OpenOCD-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/openocd-devel
[prev in list] [next in list] [prev in thread] [next in thread]