[prev in list] [next in list] [prev in thread] [next in thread] 

List:       llvm-commits
Subject:    [llvm-commits] CVS: llvm/lib/Target/Alpha/AlphaISelPattern.cpp
From:       "Andrew Lenharth" <alenhar2 () cs ! uiuc ! edu>
Date:       2005-05-31 18:37:41
Message-ID: 200505311837.NAA01656 () cypher ! cs ! uiuc ! edu
[Download RAW message or body]



Changes in directory llvm/lib/Target/Alpha:

AlphaISelPattern.cpp updated: 1.115 -> 1.116
---
Log message:

switch to the new live in thing

---
Diffs of the changes:  (+2 -2)

 AlphaISelPattern.cpp |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)


Index: llvm/lib/Target/Alpha/AlphaISelPattern.cpp
diff -u llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.115 llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.116
--- llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.115	Tue May 31 13:35:43 2005
+++ llvm/lib/Target/Alpha/AlphaISelPattern.cpp	Tue May 31 13:37:16 2005
@@ -212,8 +212,8 @@
       case MVT::i64:
         args_int[count] = AddLiveIn(MF, args_int[count], getRegClassFor(VT));
         argt = DAG.getCopyFromReg(args_int[count], VT, DAG.getRoot());
-        //        if (VT != MVT::i64)
-        //          argt = DAG.getNode(ISD::TRUNCATE, VT, argt);
+        if (VT != MVT::i64)
+          argt = DAG.getNode(ISD::TRUNCATE, VT, argt);
         break;
       }
       DAG.setRoot(argt.getValue(1));




[prev in list] [next in list] [prev in thread] [next in thread]