[prev in list] [next in list] [prev in thread] [next in thread] 

List:       linux1394-devel
Subject:    Re: Large packet iso xmit trouble
From:       Stefan Richter <stefanr () s5r6 ! in-berlin ! de>
Date:       2009-12-25 18:23:30
Message-ID: tkrat.7bfec67ee7b38d45 () s5r6 ! in-berlin ! de
[Download RAW message or body]

Stefan Richter wrote:
> But another thing that should be tried is to interleave DMA descriptors
> and packet payloads into the same (series of) pages.  Then, the FireWire
> controller's DMA unit has to jump around less between different memory
> locations (read descriptor, read packet, write descriptor's status).

PS: Of course, controllers may prefetch descriptors, then at least the
'read descriptor' part is out of order WRT the other two parts.  Less
likely, but perhaps not entirely impossibly, the latter to parts could
also be executed out of order if not every packet is an interrupt
packet.
-- 
Stefan Richter
-=====-==--= ==-- ==--=
http://arcgraph.de/sr/


------------------------------------------------------------------------------
This SF.Net email is sponsored by the Verizon Developer Community
Take advantage of Verizon's best-in-class app development support
A streamlined, 14 day to market process makes app distribution fast and easy
Join now and get one step closer to millions of Verizon customers
http://p.sf.net/sfu/verizon-dev2dev 
_______________________________________________
mailing list linux1394-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/linux1394-devel
[prev in list] [next in list] [prev in thread] [next in thread] 

Configure | About | News | Add a list | Sponsored by KoreLogic