[prev in list] [next in list] [prev in thread] [next in thread]
List: linux-edac
Subject: [PATCH] rasdaemon: Add support for Knights Landing processor
From: Marcin Koss <marcin.koss () intel ! com>
Date: 2015-12-03 14:19:47
Message-ID: 1449152387-19362-1-git-send-email-marcin.koss () intel ! com
[Download RAW message or body]
---
Makefile.am | 3 +-
mce-intel-knl.c | 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
mce-intel.c | 5 +++
ras-mce-handler.c | 1 +
ras-mce-handler.h | 1 +
5 files changed, 138 insertions(+), 1 deletion(-)
create mode 100644 mce-intel-knl.c
diff --git a/Makefile.am b/Makefile.am
index a6bf18f..a1cb02a 100644
--- a/Makefile.am
+++ b/Makefile.am
@@ -28,7 +28,8 @@ if WITH_MCE
rasdaemon_SOURCES += ras-mce-handler.c mce-intel.c mce-amd-k8.c \
mce-intel-p4-p6.c mce-intel-nehalem.c \
mce-intel-dunnington.c mce-intel-tulsa.c \
- mce-intel-sb.c mce-intel-ivb.c mce-intel-haswell.c
+ mce-intel-sb.c mce-intel-ivb.c mce-intel-haswell.c \
+ mce-intel-knl.c
endif
if WITH_EXTLOG
rasdaemon_SOURCES += ras-extlog-handler.c
diff --git a/mce-intel-knl.c b/mce-intel-knl.c
new file mode 100644
index 0000000..cfce2e4
--- /dev/null
+++ b/mce-intel-knl.c
@@ -0,0 +1,129 @@
+/*
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
+*/
+
+#include <string.h>
+#include <stdio.h>
+
+#include "ras-mce-handler.h"
+#include "bitfield.h"
+
+static struct field memctrl_mc7[] = {
+ SBITFIELD(16, "CA Parity error"),
+ SBITFIELD(17, "Internal Parity error except WDB"),
+ SBITFIELD(18, "Internal Parity error from WDB"),
+ SBITFIELD(19, "Correctable Patrol Scrub"),
+ SBITFIELD(20, "Uncorrectable Patrol Scrub"),
+ SBITFIELD(21, "Spare Correctable Error"),
+ SBITFIELD(22, "Spare UC Error"),
+ SBITFIELD(23, "CORR Chip fail even MC only, 4 bit burst error EDC only"),
+ {}
+};
+
+void knl_decode_model(struct ras_events *ras, struct mce_event *e)
+{
+ uint64_t status = e->status;
+ uint32_t mca = status & 0xffff;
+ unsigned rank0 = -1, rank1 = -1, chan = 0;
+
+ switch (e->bank) {
+ case 5:
+ switch (EXTRACT(status, 0, 15)) {
+ case 0x402:
+ mce_snprintf(e->mcastatus_msg, "PCU Internal Errors");
+ break;
+ case 0x403:
+ mce_snprintf(e->mcastatus_msg, "VCU Internal Errors");
+ break;
+ case 0x407:
+ mce_snprintf(e->mcastatus_msg, "Other UBOX Internal Errors");
+ break;
+ }
+ break;
+ case 7: case 8: case 9: case 10:
+ case 11: case 12: case 13: case 14:
+ case 15: case 16:
+ if ((EXTRACT(status, 0, 15)) == 0x5) {
+ mce_snprintf(e->mcastatus_msg, "Internal Parity error");
+ } else {
+ chan = (EXTRACT(status, 0, 3)) + 3 * (e->bank == 15);
+ switch (EXTRACT(status, 4, 7)) {
+ case 0x0:
+ mce_snprintf(e->mcastatus_msg, "Undefined request on channel %d", chan);
+ break;
+ case 0x1:
+ mce_snprintf(e->mcastatus_msg, "Read on channel %d", chan);
+ break;
+ case 0x2:
+ mce_snprintf(e->mcastatus_msg, "Write on channel %d", chan);
+ break;
+ case 0x3:
+ mce_snprintf(e->mcastatus_msg, "CA error on channel %d", chan);
+ break;
+ case 0x4:
+ mce_snprintf(e->mcastatus_msg, "Scrub error on channel %d", chan);
+ break;
+ }
+ }
+ decode_bitfield(e, status, memctrl_mc7);
+ break;
+ default:
+ break;
+ }
+
+ /*
+ * Memory error specific code. Returns if the error is not a MC one
+ */
+
+ /* Check if the error is at the memory controller */
+ if ((mca >> 7) != 1)
+ return;
+
+ /* Ignore unless this is an corrected extended error from an iMC bank */
+ if (e->bank < 7 || e->bank > 16 || (status & MCI_STATUS_UC) ||
+ !test_prefix(7, status & 0xefff))
+ return;
+
+ /*
+ * Parse the reported channel and ranks
+ */
+
+ chan = EXTRACT(status, 0, 3);
+ if (chan == 0xf)
+ {
+ mce_snprintf(e->mc_location, "memory_channel=unspecified");
+ }
+ else
+ {
+ chan = chan + 3 * (e->bank == 15);
+ mce_snprintf(e->mc_location, "memory_channel=%d", chan);
+
+ if (EXTRACT(e->misc, 62, 62))
+ rank0 = EXTRACT(e->misc, 46, 50);
+ if (EXTRACT(e->misc, 63, 63))
+ rank1 = EXTRACT(e->misc, 51, 55);
+
+ /*
+ * FIXME: The conversion from rank to dimm requires to parse the
+ * DMI tables and call failrank2dimm().
+ */
+ if (rank0 != -1 && rank1 != -1)
+ mce_snprintf(e->mc_location, "ranks=%d and %d",
+ rank0, rank1);
+ else if (rank0 != -1)
+ mce_snprintf(e->mc_location, "rank=%d", rank0);
+ }
+}
+
diff --git a/mce-intel.c b/mce-intel.c
index 77b929b..032f4e0 100644
--- a/mce-intel.c
+++ b/mce-intel.c
@@ -397,6 +397,10 @@ int parse_intel_event(struct ras_events *ras, struct mce_event \
*e) break;
case CPU_HASWELL_EPEX:
hsw_decode_model(ras, e);
+ break;
+ case CPU_KNIGHTS_LANDING:
+ knl_decode_model(ras, e);
+ break;
default:
break;
}
@@ -460,6 +464,7 @@ int set_intel_imc_log(enum cputype cputype, unsigned ncpus)
case CPU_SANDY_BRIDGE_EP:
case CPU_IVY_BRIDGE_EPEX:
case CPU_HASWELL_EPEX:
+ case CPU_KNIGHTS_LANDING:
msr = 0x17f; /* MSR_ERROR_CONTROL */
bit = 0x2; /* MemError Log Enable */
break;
diff --git a/ras-mce-handler.c b/ras-mce-handler.c
index 3976f90..2362767 100644
--- a/ras-mce-handler.c
+++ b/ras-mce-handler.c
@@ -222,6 +222,7 @@ int register_mce_handler(struct ras_events *ras, unsigned ncpus)
case CPU_SANDY_BRIDGE_EP:
case CPU_IVY_BRIDGE_EPEX:
case CPU_HASWELL_EPEX:
+ case CPU_KNIGHTS_LANDING:
set_intel_imc_log(mce->cputype, ncpus);
default:
break;
diff --git a/ras-mce-handler.h b/ras-mce-handler.h
index 13b8f52..5466743 100644
--- a/ras-mce-handler.h
+++ b/ras-mce-handler.h
@@ -119,6 +119,7 @@ void dunnington_decode_model(struct mce_event *e);
void snb_decode_model(struct ras_events *ras, struct mce_event *e);
void ivb_decode_model(struct ras_events *ras, struct mce_event *e);
void hsw_decode_model(struct ras_events *ras, struct mce_event *e);
+void knl_decode_model(struct ras_events *ras, struct mce_event *e);
void tulsa_decode_model(struct mce_event *e);
/* Software defined banks */
--
1.8.3.1
--------------------------------------------------------------------
Intel Technology Poland sp. z o.o.
ul. Slowackiego 173 | 80-298 Gdansk | Sad Rejonowy Gdansk Polnoc | VII Wydzial \
Gospodarczy Krajowego Rejestru Sadowego - KRS 101882 | NIP 957-07-52-316 | Kapital \
zakladowy 200.000 PLN.
Ta wiadomosc wraz z zalacznikami jest przeznaczona dla okreslonego adresata i moze \
zawierac informacje poufne. W razie przypadkowego otrzymania tej wiadomosci, prosimy \
o powiadomienie nadawcy oraz trwale jej usuniecie; jakiekolwiek przegladanie lub \
rozpowszechnianie jest zabronione. This e-mail and any attachments may contain \
confidential material for the sole use of the intended recipient(s). If you are not \
the intended recipient, please contact the sender and delete all copies; any review \
or distribution by others is strictly prohibited.
--
To unsubscribe from this list: send the line "unsubscribe linux-edac" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
[prev in list] [next in list] [prev in thread] [next in thread]
Configure |
About |
News |
Add a list |
Sponsored by KoreLogic