[prev in list] [next in list] [prev in thread] [next in thread] 

List:       gcc
Subject:    NLNet funding proposal for donations to gcc vector processor
From:       Luke Kenneth Casson Leighton <lkcl () lkcl ! net>
Date:       2019-09-24 14:40:39
Message-ID: CAPweEDy_Pz9zJNWPNL-VEip6fRvCUAzOQaC3eLUDzS9_pLpi-g () mail ! gmail ! com
[Download RAW message or body]

https://libre-riscv.org/nlnet_2019_gcc/

Long story short, caveats first:

* this is not recruitment
* it is not a job offer either (so cannot go on the FSF page)
* i asked on irc and contacted the steering committee but did not receive a
response
* the deadline is Oct 1st so there is time pressure

I am looking for people who would like to be the recipient of charitable
donations, direct from the NLNet Foundation [1] for the purposes of a gcc
vector processor port to the newly developed Libre RISC-V SoC.

This processor is a hybrid CPU / VPU / GPU with an entirely unique type of
"tagged" vectorisation that effectively turns scalar operations into
parallel ones.

It is quite similar to the Cray Vector Engine, which forms the basis of the
RISCV RVV Extension.  With the addition of RVV support to LLVM one of my
big concerns is that gcc will be left behind, here.

If anyone over the next few days and weeks sees this message and would like
to work on a gcc port, based on the *existing* RISC-V gcc port, please do
get in touch promptly and/or ask questions, here.

With thanks and gratitude,

L.

[1] https://nlnet.nl/PET/ EU Grant  No 825310 https://nlnet.nl/foundation/
charitable tax status agreements established, links available


-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
[prev in list] [next in list] [prev in thread] [next in thread]