[prev in list] [next in list] [prev in thread] [next in thread] 

List:       freebsd-mips
Subject:    Re: Diffs to fix L1 cache flush problems
From:       Oleksandr Tymoshenko <gonzo () bluezbox ! com>
Date:       2009-08-10 1:50:19
Message-ID: 4A7F7CDB.2030009 () bluezbox ! com
[Download RAW message or body]

Neelkanth Natu wrote:
> Hi,
> 
> This is a simple change that fixes problems invalidating L1 
> data/instruction caches. The problem is that the type of the variable
> that holds the size of the instruction/data caches is uint8_t. Clearly
> this is going to overflow.
> 
> On the Sibyte with 32KB cache size the uint8_t was causing it to be 
> truncated to 0. This in turn makes the cache flush routines turn into
> no-ops.
> 
> I ran into this when testing kernel loadable modules and have verified that
> this change fixes the problem.
     Thanks, committed.
_______________________________________________
freebsd-mips@freebsd.org mailing list
http://lists.freebsd.org/mailman/listinfo/freebsd-mips
To unsubscribe, send any mail to "freebsd-mips-unsubscribe@freebsd.org"
[prev in list] [next in list] [prev in thread] [next in thread]